surface of the dielectric layer and a second upper surface that extends above the first upper surface.

- 28. (New) The device of claim 27, wherein the single-layer plug does not exhibit an interface that would exist, were a first portion of the plug planarized before a remaining portion of the plug is formed.
- 29. (New) The device of claim 27, wherein the single-layer plug does not exhibit an interface that would exist, were a first portion of the plug subjected to chemical-mechanical polishing (CMP) before a remaining portion of the plug is formed.
- 30. (New) The device of claim 27, wherein the single-layer plug does not exhibit an interface that would exist, were a first portion of the plug etched before a remaining portion of the plug is formed.
- 31. (New) The device of claim 27, wherein the single-layer plug does not exhibit grain boundaries that would result from an internal interface between two portions of a plug formed during separate processes.
- 32. (New) The device of claim 27, wherein the single-layer plug exhibits properties that are about identical to those exhibited by a single-layer aluminum alloy plug formed using a continuous deposition process.
- 33. (New) The device of claim 27, wherein the dielectric layer is a single-layer dielectric.
- 34. (New) The device of claim 33, wherein the dielectric layer has an upper surface that does not exhibit surface characteristics that would exist, were the upper surface planarized using CMP.

- 35. (New) The device of claim 27, wherein the plug does not exhibit a void.
- 36. (New) The device of claim 27, wherein the second upper surface of the single-layer plug is substantially planar with a second upper surface of the dielectric layer.

The device of claim 36, wherein the portion of the dielectric layer including the second upper surface has a side wall portion that is substantially aligned with a first side wall portion of the second metal layer, and wherein the portion of the plug including the second upper surface has a side wall portion that is substantially aligned with a second side wall portion of the second metal layer.

38. (New) A method of manufacturing a semiconductor device, the method comprising:

forming a plug comprising aluminum in a via extending from a first metal layer and through a dielectric layer in the device;

forming a second metal layer over the plug;

etching the second metal layer; and

over etching the second metal layer using an etch chemistry that etches the plug and the dielectric at an approximately equal rate.

- 39. The method of claim 38, wherein forming the second metal layer includes forming the second metal layer above the dielectric layer.
- 40. The method of claim 38, further comprising masking a portion of the second metal layer before etching the second metal layer, and wherein etching the second metal layer includes etching the unmasked portion of the second metal layer.
- 41. The method of claim 38, wherein etching the second metal layer with the first etch chemistry includes stopping etching when the plug is exposed.